Payment Terms :T/T, Western Union, Paypal, Trade Assurance, Credit Card
Supply Ability :36pcs
Delivery Time :3-5 Day
Packaging Details :International Standard Packaging
Category :IC FPGA
Condition :Original 100%,Brand New and Original,New
Series :Stratix III Enhanced
Number of Logic Array Blocks - LABs :10200
Number of I/Os :488 I/O
Package / Case :FBGA-780
Operating Supply Voltage :1.2 V to 3.3 V
Embedded Block RAM - EBR :1594 kbit
Service :BOM Kitting
Lead time :In Stock,contact us
more
Contact Now
Add to Cart
Find Similar Videos
View Product Description
EP3SE260H780C2N Field Programmable Gate Array Stratix III Enhanced
Product Attribute
Attribute Value
Intel
FPGA - Field Programmable Gate Array
Stratix III Enhanced
255000
10200
488 I/O
1.2 V to 3.3 V
0 C
+ 70 C
SMD/SMT
BGA-780
Tray
Series:
Stratix III
Brand:
Intel / Altera
Embedded Block RAM - EBR:
1594 kbit
Moisture Sensitive:
Yes
Product Type:
FPGA - Field Programmable Gate Array
Factory Pack Quantity:
24
Subcategory:
Programmable Logic ICs
Total Memory:
16282 kbit
Tradename:
Stratix
Part # Aliases:
971108
Stratix III devices offer the following features:
■ Built-in error correction coding (ECC) circuitry to detect and correct data errors in M144K TriMatrix memory blocks ■ Nios® II embedded processor support ■ Support for multiple intellectual property megafunctions from Altera® MegaCore® functions and Altera Megafunction Partners Program (AMPPSM) ■ Support for high-speed networking and communications bus standards including SPI-4.2, SFI-4, SGMII, Utopia IV, 10 Gigabit Ethernet XSBI, Rapid I/O, and NPSI ■ The only high-density, high-performance FPGA with support for 256-bit AES volatile and non-volatile security key to protect designs ■ Robust on-chip hot socketing and power sequencing support ■ Integrated cyclical redundancy check (CRC) for configuration memory error detection with critical error determination for high availability systems support ■ Up to 16 global clocks, 88 regional clocks, and 116 peripheral clocks per device ■ Up to 12 phase-locked loops (PLLs) per device that support PLL reconfiguration, clock switchover, programmable bandwidth, clock synthesis, and dynamic phase shifting ■ Memory interface support with dedicated DQS logic on all I/O banks ■ Support for high-speed external memory interfaces including DDR, DDR2, DDR3 SDRAM, RLDRAM II, QDR II, and QDR II+ SRAM on up to 24 modular I/O banks
